

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
10 October 2002 (10.10.2002)

PCT

(10) International Publication Number
WO 02/080241 A1

(51) International Patent Classification⁷: H01L 21/20

(21) International Application Number: PCT/US02/08795

(22) International Filing Date: 21 March 2002 (21.03.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/823,855 31 March 2001 (31.03.2001) US

(71) Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; Old Orchard Road, Armonk, NY 10504 (US).

(74) Agent: HARTMAN, Domenica, N., S.; Hartman & Hartman, P.C., 552 East 700 North, Valparaiso, IN 46383 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF FORMING STRAINED SILICON ON INSULATOR (SSOI) AND STRUCTURES FORMED THEREBY



(57) Abstract: A SOI structure (10) and a method for its fabrication, in which a strained silicon layer (12) lies directly on an insulator layer (14). The method entails forming the silicon layer (12) on a strain-inducing layer (22) having a different lattice constant than silicon, so that the silicon layer (12) is strained as a result of the lattice mismatch with the strain-inducing layer (22). The resulting multilayer structure (18) is the bonded to a substrate (24) so that an insulating layer (14) is between the strained silicon layer (12) and the substrate (24), and so that the strained silicon layer (12) directly contacts the insulating layer (14). The strain-inducing layer (22) is then removed to yield a strained SOI structure (10) comprising the strained silicon layer (12) directly on the insulating layer (14), in which the strain in the silicon layer (12) is maintained by the SOI structure (10).

WO 02/080241 A1

- 1 -

METHOD OF FORMING STRAINED SILICON ON INSULATOR (SSOI) AND STRUCTURES FORMED THEREBY

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH

[0001] Not applicable.

BACKGROUND OF THE INVENTION

[0002] The present invention generally relates to integrated circuit (IC) structures and processes that include a strained semiconductor layer. More particularly, this invention relates to a strained silicon layer that is directly on an insulator, yielding a strained silicon-on-insulator (SSOI) structure that is useful for IC device fabrication, such as complementary metal-oxide-semiconductor (CMOS) transistors and other metal-oxide-semiconductor field effect transistor (MOSFET) applications.

[0003] Strained silicon CMOS essentially refers to CMOS devices fabricated on substrates having a thin strained silicon (strained-Si) layer on a relaxed SiGe layer. Electron and hole mobility in strained-Si layers has been shown to be significantly higher than in bulk silicon layers, and MOSFET's with strained-Si channels have been experimentally demonstrated to have enhanced device performance compared to devices fabricated in conventional (unstrained) silicon substrates. Potential performance improvements include increased device drive current and transconductance, as well as the added ability to scale the operation voltage without sacrificing circuit speed in order to reduce the power consumption.

[0004] Strained-Si layers are the result of biaxial tensile stress induced in silicon grown on a substrate formed of a material whose lattice constant is greater

- 2 -

than that of silicon. The lattice constant of germanium is about 4.2 percent greater than that of silicon, and the lattice constant of a silicon-germanium alloy is linear with respect to its germanium concentration. As a result, the lattice constant of a SiGe alloy containing fifty atomic percent germanium is about 1.02 times greater than the lattice constant of silicon. Epitaxial growth of silicon on such a SiGe substrate will yield a silicon layer under tensile strain, with the underlying SiGe substrate being essentially unstrained, or "relaxed." A structure and process that realize the advantages of a strained-Si channel structure for MOSFET applications are taught in commonly-assigned U.S. Patent No. 6,059,895 to Chu et al., which discloses a technique for forming a CMOS device having a strained-Si channel on a SiGe layer, all on an insulating substrate.

[0005] A difficulty in fully realizing the advantages of strained-Si CMOS technology is the presence of the relaxed SiGe layer under the strained-Si layer. The SiGe layer can interact with various processing steps, such as thermal oxidation, salicide formation and annealing, such that it is difficult to maintain material integrity during the CMOS fabrication, and may ultimately limit the device performance enhancements and device yield that can be achieved. Another disadvantage is that the SiGe layer adds to the total thickness of the body region of the MOSFET. This additional thickness is particularly undesirable for silicon-on-insulator (SOI) FET structures, because it frustrates the ability to form a very thin SOI device, whose merits as a MOSFET structure for very short channel lengths are well documented. Therefore, distinct advantages could be realized with a strained-Si structure that does not include the strain-inducing layer, but instead has a strained-Si layer that is directly on another layer, such as an insulator layer to yield a strained SOI structure. However, conventional wisdom has been that the SiGe layer must be present at all times to maintain the strain in the silicon layer, in that exposure to elevated temperatures during subsequent processing would have the effect of removing the strain in an unsupported strained-Si layer.

BRIEF SUMMARY OF THE INVENTION

[0006] The present invention provides a SOI structure and a method for its fabrication, in which a strained silicon layer lies directly on an insulator layer. As such, the invention overcomes the disadvantages of the prior art requirement for strained-Si structures on an insulating substrate to include a strain-inducing (e.g., SiGe) layer between the strained-Si layer and the insulator. The method of this invention generally entails forming a silicon layer on a strain-inducing layer so as to form a multilayer structure, in which the strain-inducing layer has a different lattice constant than silicon so that the strain-inducing layer induces strain in the silicon layer as a result of the lattice mismatch. The multilayer structure is then bonded to a substrate so that an insulating layer is between the strained silicon layer and the substrate, and so that the strained silicon layer directly contacts the insulating layer. For this purpose, the insulating layer may be provided on the substrate or on the surface of the strained silicon layer opposite the strain-inducing layer. The strain-inducing layer is then removed to yield a strained silicon-on-insulator (SSOI) structure that comprises the strained silicon layer on the insulating layer, with the insulating layer being between the substrate and strained silicon layer. As a result, the resulting SSOI structure does not include an additional strain-inducing layer. Instead, the present invention is based on the determination that strain already induced in a silicon layer can be substantially maintained by a substrate that does not have a strain-inducing lattice mismatch with silicon. In the SSOI structure, the insulating layer (alone or in combination with the substrate) is in some manner able to physically inhibit relaxation of the strained silicon layer.

[0007] According to the invention, the resulting SSOI structure is particularly well suited as a semiconductor substrate for IC devices. For this purpose, source and drain regions are formed in the surface of the strained silicon layer, and the silicon layer defines a channel between the source region and the drain region. As a result of the method by which the SSOI structure is fabricated, the strained-Si channel directly

- 4 -

contacts the insulating layer. By eliminating the strain-inducing layer under the strained-Si channel, the present invention enables the advantages of strained-Si CMOS technology to be more fully realized. For example, eliminating the strain-inducing layer (e.g., SiGe) reduces the total thickness of the MOSFET device, and avoids interactions with various processing steps such that material integrity can be maintained during CMOS fabrication.

[0008] Other objects and advantages of this invention will be better appreciated from the following detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] Figure 1 represents alternative techniques for forming a strained-silicon-on-insulator (SSOI) structure in accordance with the present invention.

[0010] Figures 2 and 3 show two MOSFET applications that utilize the SSOI structure of Figure 1.

DETAILED DESCRIPTION OF THE INVENTION

[0011] Figure 1 represents processes within the scope of this invention by which a multilayer structure 16 can be formed in which a strained silicon (strained-Si) layer 12 lies directly on an insulator layer 14, such that the structure 16 can be further processed to yield a strained silicon-on-insulator (SSOI) structure 10 suitable for fabrication of MOSFET's and other IC devices such as those represented in Figure 2. Figure 1 illustrates four alternative techniques ("Alternatives" (A), (B), (C) and (D)) for the first step of the process represented in Figure 1. With each of the alternatives shown in Figure 1, a multilayer structure is bonded to a substrate so that the insulator 14 is between the strained-Si layer 12 and the substrate, and such that the strained-Si layer 12 directly contacts the insulator 14. While four techniques are shown and will

- 5 -

be discussed below, it is foreseeable that other techniques could be devised and employed to yield the intermediate multilayer structure 16 of Figure 1, and such modifications are within the scope of this invention. In addition, while Figures 1 and 2 show multilayered structures comprising a limited number of layers, those skilled in the art will appreciate that additional layers of various materials could be added to the structures without substantively altering the invention. Of importance is that each technique shown in Figure 1 produces a strained-Si layer 12 that is supported by a layer (e.g., 14/24) other than that which originally induced strain in the silicon layer 12. Therefore, additional layers can be included in the structure 16 as long as this fundamental aspect of the invention is met. The four alternatives differ primarily in the materials being bonded, e.g., silicon-to-insulator (Alternative (A)), insulator-to-insulator (Alternative (B)), insulator-to-semiconductor (Alternative (C)), or semiconductor-to-semiconductor (Alternative (D)).

[0012] Alternative (A) of Figure 1 represents the multilayer structure 16 as being fabricated by bonding a pair of structures 18 and 20. The first structure 18 comprises the strained-Si layer 12 on a relaxed SiGe substrate 22. The function of the substrate 22 is to induce the biaxial tensile stresses that create a desired level of strain in the silicon layer 12, and therefore could be formed of another material having a lattice constant that differs from silicon. Because the relationship between the germanium concentration and lattice constant is linear for SiGe alloys, the amount of strain induced in the strained-Si layer 12 can be tailored by the amount of germanium in the SiGe alloy. Germanium has a lattice constant of about 4 percent greater than silicon, which is therefore the upper limit for the lattice mismatch between the strained-Si layer 12 and the SiGe substrate 22. A preferred lattice mismatch is believed to be about 0.2 to about 2 percent, achieved with a SiGe alloy containing about 5 to about 50 atomic percent germanium, though it is foreseeable that lower and higher mismatches could be used. Furthermore, lattice mismatches greater than 4 percent are possible if the substrate 22 is formed of a material other than a SiGe alloy.

- 6 -

[0013] The substrate 22 is preferably a single-crystal material, and the strained-Si layer 12 is epitaxially grown on the SiGe substrate 22 in accordance with known techniques in the art. The SiGe substrate 22 can be formed by such known methods as epitaxial growth and Czochralski growth, though other methods are foreseeable. Because the SiGe substrate 22 has a greater lattice constant than silicon, the strained-Si layer 12 is under biaxial tension, while the underlying SiGe substrate 22 remains substantially unstrained, or "relaxed." A suitable thickness for the strained-Si layer 12 is up to about 500 angstroms, while a suitable thickness for the SiGe substrate is about 1000 to about 50,000 angstroms.

[0014] The second structure 20 of Alternative (A) of Figure 1 comprises the insulator 14 on a substrate 24 that at least initially serves as a handle wafer for the insulator 14. As will become apparent from the following, it is foreseeable that one or more layers of various materials could be included between the insulator 14 and substrate 24 or on the backside of the substrate 24 (opposite the insulator 14). Suitable materials for the insulator 14 include silicon oxide (silica, SiO_2), silicon nitride (SiN), and aluminum oxide (alumina; Al_2O_3), though other electrical insulating ("high-k") materials could foreseeably be used, including silicon oxynitride, hafnium oxide (hafnia, HfO_2), zirconium oxide (zirconia, ZrO_2), and doped aluminum oxide. Thicknesses of up to about one micrometer are believed suitable for the insulator 14. Suitable materials for the substrate 24 are dependent on the role, if any, that the substrate 24 serves in the final SSOI structure 10. As will be discussed in greater detail below, the substrate 24 may subsequently serve as a gate electrode for a MOSFET device, such that preferred materials for the substrate 24 include single-crystal silicon, polysilicon, metals such as tungsten, etc. Other suitable materials for the substrate 24 generally include SOI, SiGe, GaAs and other III-V semiconductors. While the individual thicknesses of the insulator 14 and substrate 24 are not generally critical to the invention, the total thickness of the structure that remains to support the strained-Si layer 12 (which includes both the insulator 14 and substrate 24 in Figure 1) must be sufficient to maintain a desired level of strain in the strained-Si layer 12.

- 7 -

[0015] In Alternative (A) of Figure 1, the structures 18 and 20 are bonded together by placing the strained-Si layer 12 and insulator 14 in contact with each other, and then performing any suitable wafer bonding technique known in the art. The result of the wafer bonding technique is the multilayer structure 16 shown in Figure 1, in which the strained-Si layer 12 is between the insulator 14 and the SiGe substrate 22, such that the insulator 14 is effectively a buried layer within the structure 16. The SiGe substrate 22 is then completely removed, preferably by a method such as chemical-mechanical polishing (CMP), wafer cleaving (such as a SmartCut process available from LETI), a chemical etching process that is selective to silicon, or a combination of these techniques. The preferred method for completely removing the SiGe substrate 22 is by a selective chemical etching process such as HHA (hydrogen peroxide, hydrofluoric acid, acetic acid) etching, which preferentially etches the SiGe substrate 22. If the SmartCut process is used, a hydrogen implant step required by this process can be performed at various points during the three process steps represented in Figure 1. The result of removing the substrate 22 is the SSOI structure 10 shown in Figure 1, which is shown as including only the strained-Si layer 12, the insulator 14 and the substrate 24 though, as noted above, one or more additional layers could be present between the insulator 14 and substrate 24 or on the backside of the substrate 24 (opposite the insulator 14).

[0016] Alternatives (B), (C) and (D) of Figure 1 can make use of the same materials as used in Alternative (A). Alternative (B) differs from (A) in that the insulator 14 is formed by two individual layers 14a and 14b formed on the strained-Si layer 12 as well as the substrate 24. The layer 14a formed on the strained-Si layer 12 can be thermally grown or deposited by known methods. In Alternative (B), the bonding step is insulator-to-insulator (14a to 14b). Again, one or more additional layers could be present between the insulator layer 14b and substrate 24, or on the backside of the substrate 24 (opposite the insulator layer 14b).

[0017] Alternative (C) of Figure 1 differs in that the insulator 14 is entirely

- 8 -

grown or deposited directly on the strained-Si layer 12, instead of the substrate 24. As such, the substrate 24 (which may comprise multiple layers of various materials) may be the sole component of the structure 20. Alternative (C) generally represents the multilayer structure 16 as being formed by an insulator-to-semiconductor (14 to 24) bonding operation.

[0018] Similar to Alternative (C), Alternative (D) provides that the insulator 14 is grown or deposited directly on the strained-Si layer 12 instead of the substrate 24. Alternative (D) further differs by the use of two individual layers 24a and 24b to form the substrate 24, with the layer 24a being deposited on the insulator 14. The wafer bonding operation involves mating the layers 24a and 24b (the latter being shown as the sole component of the structure 20), such that after wafer bonding these layers 24a and 24b form the substrate 24. The layers 24a and 24b may be formed of the same material, e.g., one of those discussed above for the substrate 24, though applications exist where the layers 24a and 24b are preferably formed of different materials, e.g., two or more of those discussed above for the substrate 24. If the layers 24a and 24b are formed of silicon, the structures 18 and 20 can be bonded together by known silicon direct bonding methods. The layer 24a can be deposited on the insulator 14 by such known methods as chemical vapor deposition (CVD).

[0019] With each of the alternatives shown in Figure 1, the resulting multilayer structure 16 is further processed to remove the SiGe substrate 22, leaving the SSOI structure 10. Most notably, the invention eliminates the substrate 22 that originally induced the desired tensile stress in the silicon layer 12. According to the invention, the tensile stress in the strained-Si layer 12 is maintained by the SOI structure 10, more particularly, the insulator 14 and possibly the substrate 24. The extent to which the substrate 24 contributes to maintaining the strained-Si layer 12 will depend on the particulars of the insulator 14. For example, the substrate 24 is more likely to have an affect if the insulator 13 is very thin. It is important to note that the ability for strain already induced in a silicon layer to be substantially

- 9 -

maintained by a substrate that does not have a strain-inducing lattice mismatch with silicon was unknown until determined in an investigation leading up to this invention.

[0020] Figures 2 and 3 represent two SSOI MOSFET structures made possible with the present invention. In Figure 2, a SSOI MOSFET 40 is formed by appropriately doping the strained-Si layer 12 to define source and drain regions 26 and 28 separated by a channel 30 defined by that portion of the strained-Si layer 12 between the regions 26 and 28. The source and drain regions 26 and 28 can be formed by conventional doping methods to be n+ or p+ doped. A gate structure for the channel 30 is then formed by depositing or growing a gate oxide 32, followed by a gate electrode 34, which may be metal, polysilicon, silicon, or another suitable conducting or semiconducting material. Suitable processes for forming the gate oxide 32 and electrode 34 are well known in the art, and therefore will not be discussed in any detail here. In the device of Figure 2, the substrate 24 serves primarily as a handle wafer. In contrast, the device of Figure 3 is a double-gate MOSFET 50, in which the substrate 24 is patterned to form a second gate electrode 36 that is insulated from the channel 30 by the insulator 14. In this role, the substrate 24 must be formed of a suitable conducting material such as tungsten or another metal, or a semiconducting material such as silicon, polysilicon, etc. As with the MOSFET 40 of Figure 2, the double-gate MOSFET 50 of Figure 3 can be fabricated using known MOSFET processes. Because of the greater mobility of electrons and holes in the channels 30 due to the strained-Si layers 12, each of the devices 40 and 50 of Figures 2 and 3 are capable of exhibiting enhanced performance as compared to conventional MOSFET devices of similar construction. Anticipated performance improvements include increased device drive current and transconductance, as well as the added ability to scale the operation voltage without sacrificing circuit speed in order to reduce power consumption.

[0021] While the invention has been described in terms of a preferred embodiment, it is apparent that other forms could be adopted by one skilled in the art.

- 10 -

For example, different processes and process parameters could be used, the multilayer initial, intermediate and final structures could contain semiconducting and/or insulating layers in addition to those shown, and appropriate materials could be substituted for those noted. Accordingly, the scope of the invention is to be limited only by the following claims.

- 11 -

CLAIMS:

1. A silicon-on-insulator structure (10) comprising a strained silicon layer (12) directly on an insulating layer (14).
2. A silicon-on-insulator structure (10) according to claim 1, wherein the strained silicon layer (12) is under tensile strain.
3. A silicon-on-insulator structure (10) according to claim 1, wherein the insulating layer (14) is formed of a material chosen from the group consisting of silicon dioxide, silicon nitride, silicon oxynitride, hafnium oxide, zirconium oxide, aluminum oxide and doped aluminum oxide.
4. A silicon-on-insulator structure (10) according to claim 1, wherein the insulating layer (14) is a buried oxide layer between the strained silicon layer (12) and a third layer (24).
5. A silicon-on-insulator structure (10) according to claim 1, further comprising source and drain regions (26,28) in the strained silicon layer (12), the strained silicon layer (12) defining a channel (30) between the source region (26,28) and the drain region (26,28) so as to define a field effect transistor device (40,50), the channel (30) being in direct contact with the insulating layer (14).
6. A silicon-on-insulator structure (10) according to claim 5, further comprising a gate (36) separated from the channel (30) by the insulating layer (14).
7. A silicon-on-insulator structure (10) according to claim 5, further comprising a pair of gates (34,36) separated by the channel (30).
8. A silicon-on-insulator structure (10) according to claim 7, wherein a

- 12 -

first of the gates (36) is separated from the channel (30) by the insulating layer (14).

9. A silicon-on-insulator structure (10) according to claim 8, wherein a second of the gates (34) is separated from the channel (30) by a second insulating layer (32).

10. A silicon-on-insulator structure (10) according to claim 1, further comprising a semiconductor layer (24) contacting the insulating layer (14) and separated from the strained silicon layer (12) by the insulating layer (14).

11. A silicon-on-insulator structure (10) according to claim 1, wherein the strained silicon layer (12) does not contact a strain-inducing layer (22) having a lattice constant different from silicon.

- 13 -

12. A method of forming a strained silicon-on-insulator structure (10), the method comprising the steps of:

forming a silicon layer (12) on a strain-inducing layer (22) so as to form a multilayer structure (18), the strain-inducing layer (22) having a different lattice constant than silicon so that the silicon layer (12) is strained as a result of a lattice mismatch with the strain-inducing layer (22);

bonding the multilayer structure (18) to a substrate (24) so that an insulating layer (14) is between the strained silicon layer (12) and the substrate (24), the strained silicon layer (12) directly contacting the insulating layer (14); and then

removing the strain-inducing layer (22) to expose a surface of the strained silicon layer (12) and to yield a strained silicon-on-insulator structure (10) comprising the substrate (24), the insulating layer (14) on the substrate (24), and the strained silicon layer (12) on the insulating layer (14).

13. A method according to claim 12, wherein the substrate (24) is formed of a semiconductor material.

14. A method according to claim 12, wherein the strain-inducing layer (22) is formed of a SiGe alloy, and the strained silicon layer (12) is under tensile strain.

15. A method according to claim 12, wherein the SiGe alloy has a lattice constant of about 0.2 to about 2 percent larger than the lattice constant of silicon.

16. A method according to claim 12, wherein the strained silicon layer (12) is formed by epitaxial growth on the strain-inducing layer (22).

17. A method according to claim 12, wherein the insulating layer (14) is on the substrate (24), and the bonding step comprises bonding the insulating layer

- 14 -

(14) of the substrate (24) to the strained silicon layer (12) of the multilayer structure (18).

18. A method according to claim 12, wherein the insulating layer (14b) is on the substrate (24), the multilayer structure (16) comprises the strain-inducing layer (22), the strained silicon layer (12) on and contacting the strain-inducing layer (22), and a second insulating layer (14a) on the strained silicon layer (12), and the bonding step comprises bonding the insulating layer (14b) of the substrate (24) to the second insulating layer (14a) of the multilayer structure (18).

19. A method according to claim 12, wherein the multilayer structure (18) comprises the strain-inducing layer (22), the strained silicon layer (12) on and contacting the strain-inducing layer (22), and the insulating layer (14) on the strained silicon layer (12), and the bonding step comprises bonding the insulating layer (14) of the multilayer structure (18) to the substrate (24).

20. A method according to claim 12, wherein the multilayer structure (18) comprises the strain-inducing layer (22), the strained silicon layer (12) on and contacting the strain-inducing layer (22), the insulating layer (14) on the strained silicon layer (12), and a semiconductor layer (24a) on the insulating layer (14), and the bonding step comprises bonding the semiconductor layer (24a) of the multilayer structure (18) to the substrate (24b).

21. A method according to claim 20 wherein the substrate (24,24a,24b) is formed of a semiconductor material.

22. A method according to claim 12, wherein the removing step comprises one or more techniques chosen from the group consisting of chemical-mechanical polishing, wafer cleaving, and chemical etching selective to silicon.

- 15 -


23. A method according to claim 12, further comprising the step of forming an IC device (40,50) in the surface of the strained silicon layer (12).

24. A method according to claim 23, wherein the step of forming the IC device (40,50) comprises the steps of forming source and drain regions (26,28) in the surface of the strained silicon layer (12) so that the strained silicon layer (12) defines a channel (30) between the source region (26,28) and the drain region (26,28), the channel (30) being in direct contact with the insulating layer (14).

25. A method according to claim 24, further comprising the step of using the semiconductor layer (24) to form a gate electrode (36) separated from the channel (30) by the insulating layer (14).

26. A method according to claim 24, further comprising the steps of forming a gate oxide (32) on the surface of the strained silicon layer (12), and forming a gate electrode (34) on the gate oxide (32).

27. A method according to claim 24, further comprising the steps of:
using the semiconductor layer (24) to form a first gate electrode (36) separated from the channel (30) by the insulating layer (14);
forming a gate oxide (32) on the surface of the strained silicon layer (12); and
forming a second gate electrode (34) on the gate oxide (32);
wherein the method yields a double-gate MOSFET (50).



PCT/US 02/08795

According to International Patent Classification (IPC) or to both national classification and IPC

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 HOIL

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 240 876 A (GAUL STEPHEN J ET AL) 31 August 1993 (1993-08-31) column 1, line 15-35; figure 1 <hr/>	1-27
A	US 5 906 951 A (CHU JACK OON ET AL) 25 May 1999 (1999-05-25) figure 4 <hr/>	1-27
	-/-	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

• Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *G* document member of the same patent family

Date of the actual completion of the international search

17 July 2002

Date of mailing of the international search report

24/07/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Wolff, G

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/08795

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>MIZUNO T ET AL: "High performance strained-Si p-MOSFETs on SiGe-on-insulator substrates fabricated by SIMOX technology" ELECTRON DEVICES MEETING, 1999. IEDM TECHNICAL DIGEST. INTERNATIONAL WASHINGTON, DC, USA 5-8 DEC. 1999, PISCATAWAY, NJ, USA, IEEE, US, 5 December 1999 (1999-12-05), pages 934-936, XP010372110 ISBN: 0-7803-5410-9 figure 1</p>	1-27

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 02/08795

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5240876	A	31-08-1993	US 5218213 A	08-06-1993
US 5906951	A	25-05-1999	JP 2908787 B2	21-06-1999
			JP 10308503 A	17-11-1998
			TW 388969 B	01-05-2000
			US 6059895 A	09-05-2000